Multilevel Cache Modeling for Chip-Multiprocessor Systems
نویسندگان
چکیده
منابع مشابه
MPOC: A Chip Multiprocessor for Embedded Systems
CMP, chip multiprocessor, embedded processor, embedded DRAM, CPACM MPOC was an ambitious microprocessor project undertaken at Hewlett Packard's Palo Alto Research Lab from about 1998 until early in the year 2001. MPOC was designed to be a single-chip community of identical high-speed RISC processors surrounding a large common storage area. Each processor would have its own clock, cache and prog...
متن کاملUtilization of Cache Area in On-Chip Multiprocessor
On-chip multiprocessor can be an alternative to the wide-issue superscalar processor approach which is currently the mainstream to exploit the increasing number of transistors on a silicon chip. Utilization of the cache, especially for the remote data is important in the system using such on-chip multiprocessors since the ratio of the oo-chip and the on-chip memory access latencies is higher th...
متن کاملDesign Challenges in Multiprocessor Systems-on-Chip
A multiprocessor system-on-chip is an integrated system that performs realtime tasks at low power and for low cost. The stringent requirements on multiprocessor systems-on-chips force us to use advanced design methods to create these systems. Both hardware and software design must be taken into account. In this paper, we will survey some important challenges in the design
متن کاملNetwork-on-Chip virtualization in Chip-Multiprocessor Systems
1383-7621/$ see front matter 2012 Elsevier B.V. A http://dx.doi.org/10.1016/j.sysarc.2012.03.001 ⇑ Corresponding author. E-mail addresses: [email protected] (F. Tri (J.L. Sánchez), [email protected] (F.J. Alfaro), jflich@d It is expected that Chip Multiprocessor Systems (CMPs) will contain more and more cores in every new generation. However, applications for these systems do not scale at ...
متن کاملReliable Cache Architectures and Task Scheduling for Multiprocessor Systems
This paper proposes a task scheduling approach for reliable cache architectures (RCAs) of multiprocessor systems. The RCAs dynamically switch their operation modes for reducing the usage of vulnerable SRAMs under real-time constraints. A mixed integer programming model has been built for minimizing vulnerability under real-time constraints. Experimental results have shown that our task scheduli...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Computer Architecture Letters
سال: 2011
ISSN: 1556-6056
DOI: 10.1109/l-ca.2011.20